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Abstract—This paper introduces the hardware specifica-
tion system CλaSH by elaborating on a few non-trivial
examples. CλaSH is a compiling system that translates a
subset of Haskell into synthesizable VHDL by a rewriting
technique. This subset of Haskell includes higher order func-
tions, polymorphism, lambda abstraction, pattern matching,
and choice constructs.
I. INTRODUCTION
A combinational digital circuit transforms input signals
into output signals. Each time such a circuit gets the same
input signals, it produces the same output signals, i.e.,
it behaves as a mathematical function. Things become
a bit more complicated when a circuit contains memory
elements, i.e., when the circuit has state, since a (math-
ematical) function does not have state. Still, intuitively
a circuit strongly refers to the concept of function and
several attempts have been made to develop hardware
description languages based on a functional language,
see [1]– [10].
Two of the most well-known of these are Lava (see [8])
and ForSyDe (see [9]). These languages are domain
specific embedded languages, and are both defined in
Haskell. In both languages a digital circuit is specified as
a function which operates on (possibly infinite) streams
of values, where at the same time a clock is represented
in the stream: at each clock cycle one stream element is
processed. Furthermore, both Lava and ForSyDe model
state by a delay function which intuitively holds each
stream element during one clock cycle.
In CλaSH we take a different perspective. Instead of
defining a domain specific embedded language, CλaSH
compiles specifications written in (a subset of) plain
Haskell itself. Furthermore, these specifications do not
work explicitly on streams of signals, but rather express
a structural description of a circuit. In order to model
state, CλaSH considers a circuit as a Mealy Machine,
i.e., the function representing the behaviour of a circuit
with state has two sorts of argument: the (current) state
and the input signal(s). The result of the function also
consists of two things: the (new) state and the output
signal(s). Thus, CλaSH assumes that the type of a function
arch describing a hardware architecture, i.e., the type of
a circuit specification, is as follows:
arch :: State → Input → (State,Output)
for appropriate types State , Input , Output .
Figure 1. Mealy machine
For CλaSH the clock is not explicitly expressed, instead
it is assumed that a specification describes the functionality
performed during one clock cycle.
Since both Lava and ForSyDe are based on embedded
domain specific languages, they define special functions to
simulate a given specification expressed in the embedded
language. Since CλaSH, on the other hand, starts with
specifications written in Haskell itself, simulation comes
more or less for free and can be done directly by a Haskell
interpreter or compiler. For that we only need a function
run, which is the same for every architecture specification
of the type of arch above. It is recursively defined as
follows:
run f s (i : is) = o : run f s ′ is
where
(s ′, o) = f s i
In this definition, the argument f is assumed to be the
function that specifies a circuit, s is the state, and i : is is
the stream of input signals, with i the first input signal,
and is the remaining stream of the input signals. In the
where clause the function f is applied to the state s and
the first input signal i , which results in the output signal
o and the new state s ′.
Then the output stream consists of the output o, fol-
lowed by the result of the run function applied to the
same hardware specification f , the new state s ′ and the
remaining stream is of input signals. As mentioned before,
this approach expresses a Mealy machine (see Figure 1).
The result of our approach is that architecture specifica-
tions are plain Haskell functions which make them both
syntactically and semantically very straightforward and
simpler than the corresponding specifications written in
any other functional HDL known to the authors of the
present paper.
Further features of our approach are that several ab-
straction mechanisms are available, such as choice mech-
anisms, higher order functions, polymorphism, lambda
abstraction, and derivability of types.
There are also features of Haskell that do not have a
direct counterpart in hardware. We mention dynamic data
structures such as lists and trees, and unlimited recursion.
However, when at compile time the maximum size of data
structures, or the maximum number of recursion steps is
known, hardware might in principle be generated. At the
moment, the CλaSH prototype is not yet able to do that.
In Section III we introduce CλaSH by discussing sev-
eral examples, each illustrating some specific language
constructs. The examples are preceded by a description
of a few special types and operations that are needed for
hardware descriptions in Section II.
II. PRELIMINARY REMARKS
In this section we will discuss some pre-defined con-
structs that are typically needed for hardware specifica-
tions. In CλaSH the translations of these constructions into
VHDL are predefined.
Hardware types: First there is, clearly, the type Bit
which contains two values: Low and High. Then there is
the type Bool which contains the boolean values True
and False. The latter type can be used in if-then-else
expressions.
For integers the constructor Signed is available, as in:
Signed 16, Signed 32, etc, where 16, 32 indicate the
bitwidth. There also is the constructor Index: the type
Index 12 means that the integer values of this type fall
in the range 0 · · · 12 (inclusive).
CλaSH does not support dynamic data structures such
as lists and trees. Instead, CλaSH recognizes vector types:
Vector n a, where n is an integer and a an already
given type1. The interpretation is straightforward: this type
denotes a vector of n elements (with indexes 0 · · ·n − 1)
of type a . The notation V [1, 2, 3, 4] is an example of a
value of type Vector 4 (Signed 16), where we assume that
1, 2, 3, 4 are of type Signed 16.
User defined types: The designer can also define his
own types, though in the present prototype of CλaSH
that possibility is limited to enumeration types and record
types. We will see an example of enumeration types later
on.
Operations and functions: In CλaSH several standard
Haskell functions for lists have been redefined for vectors.
For example, functions such as head , tail , init (returning
the full list, except the last element) and last (returning the
last element of a list) are in CλaSH redefined for vectors.
Since cons is a data constructor in Haskell, it can not
be directly redefined for vectors. Hence, we defined the
operations . for adding an element in front of a vector,
and / for adding an element to the end of a vector.
Standard higher order functions such as map, zipWith ,
etc, are redefined for vectors as well and thus recognized
by CλaSH. Also various other features that are standard
in Haskell, such as user defined higher order functions,
partial application, and polymorphism, are recognized by
CλaSH. We will see examples of their use in section III.
1Actually, on type level “Vector n a” is a slightly simplified notation,
but that does not influence the rest of this paper.
Figure 2. Multiply-accumulate
Compilation pipeline: The focus of this paper is on
showing the usage of CλaSH in a series of examples.
However, without going into details, we will say a few
words on the compilation pipeline that CλaSH uses.
The first step is performed by GHC (Glasgow Haskell
Compiler) which translates the Haskell specification into
an intermediate language, called Core. This result is then
transformed by applying a set of rewrite rules into a
normal form, which is still written in Core, but close to
VHDL. The final step, translation of this normal form into
VHDL, is now relatively simple.
In fact, the rewriting process results in a Core expres-
sion that is very close to a netlist format. The reason to
choose for a translation into VHDL is the availability of
a well-developed toolchain.
III. EXAMPLES
In section III-A we discuss a simple multiply-
accumulate architecture, in section III-B some variants of
a fir filter are shown, in section III-C a simple cpu, in
section III-D a floating point reduction circuit.
A. Multiply-accumulate
The first example is a simple multiply-accumulate func-
tion mac (see Figure 2). The input consists of a sequence
of pairs of integer numbers (x , y) that have to be pairwise
multiplied and accumulated in the state s , which in this
case consists of a single integer number:
mac s (x , y) = (s ′, s ′)
where
s ′ = s + x ∗ y
Let xs and ys be two sequences of numbers, and let
zip xs ys be the sequence of pairs of corresponding
consecutive numbers in xs and ys (zip is a standard
Haskell function). Then a simulation yields2
run mac 0 (zip 〈1, 2, 3〉 〈4, 5, 6〉) = 〈4, 14, 32〉
Note that in the specification of mac above there is some
polymorphism present: it works for any type of value for
which + and ∗ exist. So, before CλaSH can translate this
definition into synthesizable VHDL, we have to fix the
type of mac. For example, we might define the type for
mac as follows:
mac :: Signed 16
→ (Signed 16,Signed 16)
→ (Signed 16,Signed 16)
2Actually, to let the simulation in Haskell end properly, the definition
of run above has to be extended with a clause for the empty input
sequence.
i.e., the first argument (the state) is of type Signed 16
and the second argument (the input) is a pair of type
(Signed 16,Signed 16). The result again is a pair of type
(Signed 16,Signed 16), of which the first is the new state,
and the second one is the output. That is to say, all values
are integers of 16 bits long.
Remarks: This first example requires no special def-
initions or functions and the correspondence between the
specification and Figure 2 is immediate.
B. Variants of a fir-filter
A finite impulse response (fir) filter calculates the dot
product of two vectors, i.e., it pairwise multiplies a vector
of fixed constants (hi) with an equally long substream of
the input (xt), and then adds the results. Thus, the result
yt of a fir-filter at time t is defined as follows:
yt =
n−1∑
i=0
xt−i ∗ hi
There are many implementations of a fir filter, we show
three of them to illustrate that their differences can be
concisely expressed in the definitions. In the context of
this paper we assume that every clock cycle a new input
value arrives.
Variant 1: An equivalent Haskell definition is as
follows (hs is the vector of constants, xs is the substream
of inputs):
xs • hs = foldl1 (+) (zipWith (∗) xs hs)
The function foldl1 is a standard Haskell function which
applies a binary operation (here: addition) to the first two
elements of a vector, and then accumulates the result with
the next elements from the vector. Also zipWith is a
standard Haskell function which pairwise applies a binary
operation (here: multiplication) to the corresponding ele-
ments of two vectors. Both foldl1 and zipWith are higher
order functions since they take a binary operation as their
first argument.
The direct implementation fir1 is now specified in
Haskell as follows (see Figure 3):
fir1 (hs, us) x = ((hs, tail us / x )
, (us / x ) • hs
)
Thus, the state of the function fir1 is a pair of two vectors:
the fixed values hs , and the sequence us of the input values
that have to be kept in a sequence of registers. Note that
the numbering of the indexes in Figure 3 is the other way
around as in the original definition of yt above, but that
is not crucial for the essence of the definition. The same
holds for Figures 4, 5.
The result of fir1 consists of two things. First, it contains
the new state with tail us / x instead of us , i.e., the
“oldest” value in us is discarded, and x (the new value)
is added at the end. The hs-part of the state remains
unchanged.
The second part of the result is the output value, i.e.,
the dot product of the full sequence us / x and hs .
Figure 3. fir-filter, variant 1
Figure 4. fir-filter, variant 2
Variant 2: An alternative definition fir2 of a fir-filter
is shown in Figure 4 and defined as follows:
fir2 (hs, vs) x = ((hs, init vs
′)
, last vs ′
)
where
ws = map (λh → h ∗ x ) hs
vs ′ = zipWith (+) (0 . vs) ws
The standard Haskell function map applies a function
to all elements of a vector. In this case that function
is denoted by a lambda term which expresses that the
argument h is multiplied with x . Thus, by using map,
all elements in hs are multiplied with x . Next, the results
of this are pairwise added to the values in 0 . vs , i.e., a
zero prefixed to vs .
Variant 3: Finally, a third definition fir3 goes as
follows (see Figure 5):
fir3 (hs, us, vs) x = ((hs, tail us / x , init vs
′)
, last vs ′
)
where
ws = zipWith (∗) hs (us / x )
vs ′ = zipWith (+) (0 . vs) ws
It should be clear by now how the zipWith functions take
care of the pairwise multiplication and addition. Note that
with this last definition the input value x should arrive
every other clock cycle, and only every other clock cycle
a valid result is delivered.
Figure 5. fir-filter, variant 3
Remarks: The variants of the fir-filters above exploit
several standard higher order functions (map, zipWith ,
foldl1 ) which are translated by CλaSH to synthesizable
VHDL. Also λ-abstraction is recognized by CλaSH, as
can be seen in variant 2.
These features give a high abstraction level to the de-
signs of the fir-filters which makes the essential differences
between these variants immediately visible and analyzable,
as a comparison of the above definitions shows.
Clearly, as with the multiply-accumulate example, the
polymorphic character of these functions leave the con-
crete type of the fir-filters undecided, so in order to specify
concrete hardware, one still has to decide on the types of
the fir-filters. The types of fir1, fir2, fir3 differ slightly,
for example, the state of fir3 is a tuple of three vectors,
whereas for fir1, fir2 the state is a tuple of two vectors.
However, the pattern of the type definitions is the same
for all three variants, and coincides with the pattern of the
general type of the function arch as shown in Section I.
Finally, note that the above definitions hold for any
number of taps in the fir-filters. This number is fully
determined by the Vector type for the state parameters
chosen by the designer.
C. Higher order cpu
Next, we describe a higher order cpu, containing three
function units fu0, fu1, fu2 (see Figure 6) each of which
can perform a binary operation. Every function unit has
six data inputs (of type Signed 16), and two address inputs
(of type Index 5) that indicate which of the six data inputs
are to be used as operands for the binary operation that
the function unit performs. These six data inputs consist of
one external input x , two fixed initialization values (0 and
1), and the previous output of each of the three function
units. The output of the cpu as a whole is the previous
output of fu2. Function units fu1 and fu2 can perform
a fixed binary operation, whereas fu0 has an additional
input for an opcode to choose a binary operation out of
a few possibilities. Each function unit outputs its result
into a register, i.e., the state of the cpu is a vector of three
Signed 16 values:
type CpuState = Vector 3 (Signed 16)
Figure 6. Higher order cpu
The type of the cpu as a whole can now be defined as
(Opcode will be defined later):
cpu :: CpuState
→ (Signed 16,Opcode,
Vector 3 (Index 5, Index 5))
→ (CpuState,Signed 16)
Every function unit can be defined by the following
higher order function, fu , which takes three arguments:
the operation op that the function unit should perform,
the six inputs, and the address pair (a0, a1). It selects two
inputs, based on these addresses, and applies the given
operation to them, returning the result (“!” is the operation
for vector-indexing):
fu op inputs (a0, a1) = op (inputs ! a0) (inputs ! a1)
Exploiting partial application we now define (assuming
that the binary functions add and mul already exist):
fu1 = fu add
fu2 = fu mul
Note that the types of these functions can be derived from
the type of the cpu function and their usage below, thus
determining what component instantiations are needed.
For example, the function add should take two Signed 16
values and also deliver a Signed 16 value.
In order to define fu0, the type Opcode and the func-
tion multiop that chooses a specific operation given the
opcode, are defined first. It is assumed that the binary
functions shift (where shift a b shifts a by the number of
bits indicated by b) and xor (for the bitwise xor ) exist.
data Opcode = Shift | Xor | Equal
multiop Shift = shift
multiop Xor = xor
multiop Equal = λa b → if a ≡ b then 1 else 0
Note that the result of multiop is a binary function from
two Signed 16 values into one Signed 16 value (hence,
the if-then-else is needed since a ≡ b is a boolean). The
type of multiop can be derived by the Haskell type system
from the context.
The definition of fu0, which takes an opcode as addi-
tional argument, is:
fu0 c = fu (multiop c)
The complete definition of the function cpu now is (note
that addrs contains three address pairs):
cpu s (x , opc, addrs) = (s ′, out)
where
inputs = x . (0 . (1 . s))
s ′ = V [ fu0 opc inputs (addrs ! 0)
, fu1 inputs (addrs ! 1)
, fu2 inputs (addrs ! 2)
]
out = last s
Due to space restrictions, Figure 6 does not show the
internals of each function unit. We remark that CλaSH
generates e.g. multiop as a subcomponent of fu0.
Remarks: In this example it is shown that also user
defined higher order functions can be compiled by CλaSH,
in this case the function fu . Note that in using this
function, one may also exploit partial application, as in
the definitions of fu0, fu1, fu2.
In this example it is also shown that the designer may
define his own enumeration types. As a final feature of
CλaSH shown in this example we mention pattern match-
ing: the function multiop is defined by pattern matching
on the values of the type Opcode.
D. Floating point reduction circuit
The final example is a reduction circuit in which se-
quences of floating point numbers are added. Numbers
come in one per clock cycle, sequence after sequence.
When a sequence is finished, no further numbers belong-
ing to that sequence will arrive.
We assume a pipelined floating point adder which we
will exploit as optimally as possible, numbers belonging
to different sequences may be in the pipeline at the
same time. Only numbers belonging to the same sequence
should be added together, so in order to keep numbers be-
longing to different sequences separated, they are labelled.
This algorithm is introduced in [11] where it is also proven
that numbers indeed may come in one per clock cycle
without causing buffers to overflow.
The example shows that CλaSH can deal with archi-
tectures which consist of several components, where each
component has its own state and is defined as a separate
function.
The input (x , i) (see Figure 7) consists of a number and
its row index. Since there will only be a limited number
of rows “active” in the system, a limited number of labels
is needed to distinguish different rows from each other.
The discriminator component discr transforms the row
index i into such a reduced label d after which the pair
(x , d) enters the input component inp (which has a fifo ι
as internal state). The boolean signal newd says whether
a new row starts (hence, the discriminator needs internal
memory δ), and is used by the partial result buffer res to
decide whether position d may be re-used for intermediate
Figure 7. Reduction circuit
results of this new row. Both the memory % in res and the
number of labels used are big enough to be sure that the
row which had label d before is ready at the moment
d is re-used. Finally, the pipelined floating point adder
adder (with internal state pi) takes two numbers a0, a1
and outputs their sum several clock cycles later. Note that
the pipeline pi need not be completely full, so a value s
delivered by adder may be undefined.
The central controller contr gathers the output s from
adder , the corresponding partial result r from res (or an
undefined value in case there is no corresponding previous
result for the same row), and the first two elements i0, i1
from inp (without going into detail we remark that i0 is
always valid, whereas i1 may be undefined). Based on
these inputs, contr decides which values a0, a1 will be
input into adder , which value r ′ will be given back to
res , and the number of values rem that will be used from
inp (and thus have to be removed from ι). This is done
according to the following rules (in order of priority):
1) when s and the corresponding result r are both
defined, then s and r together enter adder,
2) when s and the first element i0 from inp have the
same label, then s and i0 enter adder,
3) when i0, i1 are both defined and their labels are the
same, then i0 and i1 enter adder,
4) when i0, i1 are both defined but their labels are
different, then i0 and 0 enter adder,
5) when none of the above applies, no number enters
adder.
In addition, when a number s with label d comes out of
adder but s will not re-enter adder , s will be given to
res for later use. Remember that every clock cycle a new
value x enters inp.
In the context of this paper we will only show the
definitions of the controller contr and of the full reduction
circuit reducer . As seen above, there are valid values,
consisting of a number and a label, and there are invalid
values. We define the type RValue for these values,
consisting of a valid flag, the value of the number, and
its label.
type RValue = (Bool , (Float , Index 127))
Three functions are needed to deal with such values (fst ,
snd give the first, second element of a 2-tuple):
value a = fst (snd a)
lbl a = snd (snd a)
valid a = fst a
In addition, we define the constants nv (for “not valid”) as
(False, (0, 0)) and zero as (True, (0, 0)). The definition
of the controller can now be formulated as follows (note
that the state parameter γ does not change, i.e., γ is empty.
It is only there to match the required global structure of
the definition):
contr γ (i0, i1, s, r) = (γ, (a0, a1, rem, r
′))
where
(a0, a1, rem, r
′)
| valid s ∧ valid r = (s , r , 0,nv)
| valid s ∧ lbl s ≡ lbl i0 = (s , i0 , 1,nv)
| valid i1 ∧ lbl i0 ≡ lbl i1 = (i0 , i1 , 2, s )
| valid i1 = (i0 , zero, 1, s )
| otherwise = (nv ,nv , 0, s )
The guards (indicated by “|”, meaning “under the condi-
tion that”) in this definition express the rules given above.
Note that pattern matching is exploited in the way values
are given to the four elements (a0, a1, rem, r ′).
The definition of the full reduction circuit now looks as
follows:
reducer (δ, ι, pi, %, γ) (x , i) = ((δ′, ι′, pi′, %′, γ′), out)
where
(δ′, (newd, d)) = discr δ i
(ι′ , (i0, i1)) = inp ι (d , x , rem)
(pi′, s) = adder pi (a0, a1)
(%′, (r , out)) = res % (d , newd, s, r ′)
(γ′, (a0, a1, rem, r ′)) = contr γ (i0, i1, s, r)
Note that loops shown in the picture correspond to loops
in the code, for example, a0 is a result of contr and an
argument for adder . At the same time, s is a result of
adder and an argument for contr . In hardware there is no
problem since these values come from memory elements.
Also in the Haskell simulation there is no problem because
of lazy evaluation.
Remarks: This example shows that guards can be
dealt with by CλaSH. It also shows how to combine
several components of an architecture together. However,
to make the simulation run and to let GHC do its job
properly, for now we have to mention the states of nested
components in the signature of the combining component.
This reduction circuit was also written and hand-
optimized in VHDL by the authors of [11]. Both the
VHDL and the functional specification made the same
global design decisions and local optimizations. Though
it is difficult to compare the exact details of both specifi-
cations, the results of synthesizing both were very close:
clock speed (around 170 MHz) and area (around 4500
CLB slices & LUTs) were within 10% of each other.
IV. FUTURE RESEARCH
Several topics are still under development in CλaSH,
an already mentioned topic being (limited) recursion. One
topic which is being improved at the moment is to suppress
the need to show the inner states of nested components on
a higher level.
Other topics in future research are how to express
multi-clock domains and how to deal with asynchronous
hardware.
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